Advanced Error Reporting Capability
Contents |
Studio 2015 products Visual Studio Team Services Visual Studio Code Visual Studio Dev Essentials Office Office Word/Excel/PowerPoint Microsoft Graph Outlook OneDrive/Sharepoint Skype Services Store pcie advanced error reporting Cortana Bing Application Insights Languages & platforms Xamarin ASP.NET C++ TypeScript .NET
Pci Express Advanced Error Reporting
- VB, C#, F# Server Windows Server SQL Server BizTalk Server SharePoint Dynamics Programs & communities Students pcie error handling Startups Forums MSDN Subscriber downloads Sign in Search Microsoft Search Hardware Dev Center Hardware Dev Center Explore New device experiences USB driver development Windows IoT Core 3D printing
Pcie Correctable Error Status Register
Docs All Windows devices Get started Design Develop Test Customize Manufacture Service Windows drivers Get started with universal Windows drivers Develop, test, and deploy drivers Device and driver development tools Debugging tools for Windows Device and driver technologies Windows driver samples Desktop Desktop customizations Enterprise customizations OEM manufacturing guide System builder manufacturing guide Mobile Mobile customizations Mobile deployment linux pcie error reporting and imaging Mobile servicing IoT Core IoT Core manufacturing guide IoT Core updates Downloads Windows Driver Kit (WDK) Hardware Lab Kit (HLK) Assessment and Deployment Kit (ADK) Windows Symbol Packages Windows Debugger (WinDbg) Samples Support Programs Dashboard Explore New device experiences USB driver development Windows IoT Core 3D printing Docs All Windows devices Get started Design Develop Test Customize Manufacture Service Windows drivers Get started with universal Windows drivers Develop, test, and deploy drivers Device and driver development tools Debugging tools for Windows Device and driver technologies Windows driver samples Desktop Desktop customizations Enterprise customizations OEM manufacturing guide System builder manufacturing guide Mobile Mobile customizations Mobile deployment and imaging Mobile servicing IoT Core IoT Core manufacturing guide IoT Core updates Downloads Windows Driver Kit (WDK) Hardware Lab Kit (HLK) Assessment and Deployment Kit (ADK) Windows Symbol Packages Windows Debugger (WinDbg) Samples Support Programs Dashboard PCI driver development PCI driver programming reference PCI Structures PCI Structures PCI_EXPRESS_ROOTPORT_AER_CAPABILITY PCI_EXPRESS_ROOTPORT_AER_CAPABILITY PCI_EXPRESS_ROOTPORT_AER_CAPABILITY PCI_CAPABILITIES_HEADER PCI_COMMON_CONFIG PCI_DEVICE_PRESENT_INTERFACE PCI_EXPRESS_AER_CAPABILITIES PCI_EXPRESS_AER_CAPABILITY PCI_EXPRESS_BRIDGE_AER_CAPABILITY PCI_EXPRESS_CAPABILITIES_REGISTER PCI_EXPRESS_CAPABILITY PCI_EXPRESS_CORRECTABLE_ERROR_MASK PCI_EXPRESS_CORRECTABLE_ERROR_STATUS PCI_EXPRESS_DEVICE_CAPABILITIES_REGISTER PCI
by the PCI Express specification which allows for reporting of PCI errors and recovery from some of those errors. AER support in
Pcie Uncorrectable Error Status Register
Linux was implemented concurrently with EEH support; this post will give
Pcie Aer Wiki
a high-level summary of AER and explain some differences between AER and EEH. I previously discussed the pcie correctable errors differences between EEH and PCI error handling on HP-UX. AER errors are categorized as either correctable or uncorrectable. A correctable error is recovered by the PCI Express protocol without https://msdn.microsoft.com/en-us/library/windows/hardware/ff537472(v=vs.85).aspx the need for software intervention, and without any risk of data loss. An uncorrectable error can be either fatal or non-fatal. A non-fatal uncorrectable error results in an unreliable transaction, while a fatal uncorrectable error causes the link to become unreliable. The AER driver in the Linux kernel drives the reporting of (and recovery from) these events. https://zombieprocess.wordpress.com/2008/04/15/aer-advanced-error-reporting/ In the case of a correctable event, the AER driver simply logs a message that the event was encountered and recovered by hardware. Device drivers can be instrumented to register recovery routines when they are initialized. Should a device experience an uncorrectable error, the AER driver will invoke the appropriate recovery routines in the device driver that controls the affected device. These routines can be used to recover the link for a fatal error, for example. So, how does this differ from EEH on the Power architecture? First, on Power (System p and System i), EEH encapsulates AER, such that AER events are exposed to the operating system as EEH events. AER and EEH both use the (above-described) PCI error recovery infrastructure in the Linux kernel, meaning that a device driver need only be instrumented once to obtain the advantages of both; the callbacks that are added within a device driver will be called in response to an EEH event if the driver is used on a Power sys
About D&R | English Chinese Login | Subscribe to D&R SoC News Alert Design And Reuse Search IP Categories Silicon IP Analog & Mixed Signal Storage Controller & PHY Graphic & http://www.design-reuse.com/articles/38374/pcie-error-logging-and-handling-on-a-typical-soc.html Peripheral Interface Controller & PHY Processors & Microcontrollers Memory & Logic Library Security Multimedia Wireline Communication Wireless Communication Silicon IP Vendors Verification IP Search / Browse Verification IP Vendors Software IP Search / Browse Software IP Vendors Additional Services Wanted IPs IP Analytics Featured Products HEVC and VP9 Multi format Decoder for UHD(4K) 4:2:0 10bit 60fps 40nm Low error reporting Leakage HD, Channel Length 40nm, ECO,HVT Logic Process Standard cell Library MIPI SLIMbus Host Controller v2.0 USB 2.0 Device Controller News Categories IP/SoC Products Embedded Systems Foundries FPGA Fabless / IDM Deals Legal Business Financial Results People Commentary / Analysis 20 Most Popular News Latest News NetSpeed Releases Gemini 3.0 Cache-Coherent NoC IP to Supercharge Heterogeneous SoC DesignsThursday Sep. 29, 2016 advanced error reporting INVECAS and GLOBALFOUNDRIES Announce Availability of Advanced 14nm FinFET Design IP Library for High-Performance Computing, Networking, and High-End Mobile Applications Thursday Sep. 29, 2016 Open-Silicon Tapes Out Industry's First High Bandwidth Memory (HBM2) IP Subsystem Solution for 2.5D ASICs in 16nm FF+Wednesday Sep. 28, 2016 Industry Articles Categories IP/SoC Products Embedded Systems Foundries FPGA Business 20 Most Popular Articles Featured Articles Learning how to learn: Toddlers vs. neural networksWednesday Sep. 28, 2016 Verification "escapes" leave bugs in siliconTuesday Sep. 13, 2016 A Virtual Reality Camera Design with 16 Full HD Video Inputs Sharing a Single DRAM ChipMonday Sep. 05, 2016 Blogs Industry Expert Blogs Security in IoT devicesWith Imagination Blog - Alan Aronoff An open source approach to securing The Internet of ThingsWith Imagination Blog - Jen Bernier, Imagination Technologies eMMC: An Optimal Flash MemoryVIP Experts Blog - Synopsys Videos Slides Events IP-SOC Days 2016 IP-SOC 2016 Archives IP-SOC 2015 IP-SOC 2014 IP-SOC 2013 IP-SOC 2012 IP-SOC 2011 IP-SOC 2010 Choose a filter Full Site Search Silicon IP Verification IP News Industry Articles PCIe error logging and handling on a typica