Forward Error Correction In Otn
Contents |
both distance and data rate. One way to reduce the effects of the impairments is to utilize forward error correction (FEC). Now that FEC can be implemented readily in inexpensive silicon, it has become g.709 fec an essential component of optical transport networking (OTN) equipment, particularly at today’s higher g.975 fec frequencies. Achieving higher gain by using FEC algorithms reduces carrier Capex since it allows optical devices to be spaced soft decision fec further apart in networks. Of course, the cost of implementing FEC does counter the gains. There are many ways to implement FEC. The ITU-T (Recommendation G.709) defined a standard method for
Fec Overhead Calculator
OTN frames utilizing a Reed-Solomon technique. The approach, sometimes called Generic FEC (GFEC), is necessary for any standards-compliant OTN framer. However, the method is satisfactory only for lower-data rate and shorter reach applications. Researchers have developed more advanced FEC techniques, optimized to achieve higher gain. Some of the algorithms are proprietary, while others have been standardized. Various Enhanced FEC (EFEC) techniques built for higher otn frame structure gain have been defined within ITU-T (Recommendation G.975.1). It outlines nine techniques (I.1 through I.9) which can be used in transponders, regenerators, muxponders, and switches at OTU-2 (10Gbps) and OTU-3 (40Gbps). However, equipment deployed at OTU-4 (100Gbps) must utilize proprietary FEC as well as soft-decision FEC (SDFEC) techniques. Optical equipment manufacturers that have deployed OTN technologies have used a variety of FEC technologies in OTU-2, OTU-3, and OTU-4 cards. The choice has often varied even within a single company with one division selecting an ASSP provider with a specific FEC algorithm for one OTN card, while another division has developed a card utilizing a different algorithm. As OEMs integrate multiple platforms, they prefer to develop cards supporting Universal FEC, allowing a direct interface to a variety of techniques, depending on which card is attached at the other end of the optical fiber. One way of supporting universal FEC is to integrate multiple techniques in silicon and select the appropriate one upon deployment. The disadvantage of this approach is that it wastes silicon since only one part of the device is actually used in practice. Another option is to use pro
Analytics / Assurance Military Test & Measurement Video Networking Our Solutions Universal Network Probe Optical Transport Network B100G FEC CPRI over OTN ODU0 / ODUflex 100G Transponder Ref Design 100G Trans/Mux Demo Design 10G Multi-Port AnyMapper SONET/SDH PDH Packet / Cell Documentation otn alarms tutorial Our Partnerships Alliances Clients News Contact Us Senior Staff Community Projects Careers Saturday 15th
Pre Fec
October 2016 Latest news Nov 10, 2014 Aliathon Announces Compass EOS as a Communications Segment Client Aliathon Ltd, a leading and established
Forward Error Correction Techniques
provier of OTN and SONET/SDH FPGA based solutions today announces that Compass EOS& Read more... Mar 03, 2014 Aliathon Highlighted as a Key Player in the OTN by Global Strategic Business Report Aliathon Ltd, a http://www.atcanewsletter.com/English/Newsletters/2011/Articles/201104_Article_KevinCackovic.html leading and established provider of OTN and SONET/SDH FPGA based solutions has recently been Read more... Feb 27, 2014 Aliathon announces GENBAND as a Communications Segment Client Aliathon Ltd, a leading and established provier of OTN and SONET/SDH FPGA based solutions today announces that GENBAND are Read more... Feb 17, 2014 Meet Aliathon at OFC 2014 Moscone Center 9th-13th March 2014. Aliathon Ltd, a leading and established provider of OTN and SONET/SDH FPGA based http://www.aliathon.com/our_products/otn/fec/ solutions Read more... Oct 26, 2013 Aliathon announces NEC as a Communications Segment Client Aliathon Ltd, a leading and established provier of OTN and SONET/SDH FPGA based solutions today announces that NEC are Read more... Home » Our Solutions » Optical Transport Network » FEC FEC Overview In the Optical Transport Network forward error correction (FEC) is used as a tool to control error's on data links where the transmitter adds systematically generated error-correcting codes (ECC) to each frame. These extra codes allows the receiver to detect / correct a number of errors and avoid forcing the transmitter to resend the frame. While this feature helps to make the data link more robust and resilient, it also reduces the payload bandwidth (as a percentage of the overall transmitted frame). As a result, FEC is only used in applications where the resending of the frame is either impossible of prohibitive in terms of cost. FEC solutions are typically described in terms of Net Electrical Coding Gain (NECG*) performance and the percentage of the frame overhead that can be made available for the task. Aliathon Solution Aliathon offer's a range of ITU-T standard and proprietary FEC solutions all of which are tightly integrated with our OTN framer technology and fall within the categories shown below; Supported Line Rates: OTU1, OTU2, OTU
Voice, and Line Circuits Ethernet Switches, PHYs, Software Crosspoint Switches & Signal Integrity FPGAs & SoCs Low http://www.microsemi.com/ethernet-software-ip/forward-error-correction-fec-cores/ Power Radios OTN Processors PON/FTTH - EPON & GPON Storage Cards (For customers) Storage Cards (For partners) Storage ICs Timing ICs Timing & Synchronization Systems Winpath Network Processors Products Product Directory Applications Automotive Communications Commercial Aviation Data Center Defense Industrial Medical Space System Solutions Design Tools forward error Application Notes FPGA & SoC Design Packaging Information Product Briefs Product Brochures Technology Atomic Clock Technology Gallium Nitride (GaN) Technology IEEE 1588 Technology MMSM Technology Monolithic SiGe FEM Technology PoE and PoH Technology Service-Aware Switch Architecture Security Technology Embedded Die Technology miTimePLL Technology White Papers Product forward error correction & General Support Quality Product Notifications Technical Articles Ordering Available Stock RFQ/Samples Sales Contacts Services & Support FPGA & SoC Design Mixed-Signal ASIC Module & Hybrid Miniaturization Services Rugged Clock Design Services Rugged Power Supply Design Systems RMA Request Product & General Support Timing Systems Services Timing Systems Support Company About Us Corporate Contacts Press Quality Certifications Reliability Environmental PolicyProduct NotificationsConflict Minerals Regulatory Issues Precise Time Measurement Partners Empower Channel Partners Acquisitions Careers Investors Events Locations Home 100G CI-BCH-3™ eFEC Encoder/Decoder Core and Design Package Microsemi is a leading provider of transport processing technology with widely deployed 10G OTN Mapper devices that use enhanced FEC (eFEC). The Microsemi VSC9803 100G Continuously Interleaved BCH-3 (CI-BCH-3™) design package enables integration of eFEC encoder/decoder algorithms optimized for 100G OTN transport applications. The algorithms support the G.709 standard 6.7%
be down. Please try the request again. Your cache administrator is webmaster. Generated Sun, 16 Oct 2016 00:43:36 GMT by s_ac15 (squid/3.5.20)