Data Cache Push Parity Error
Catalyst 6500 Series SwitchesTroubleshoot and AlertsTroubleshooting TechNotes Parity Errors Troubleshooting Guide Download Print Available Languages Download Options PDF (259.4 KB) View with Adobe Reader on a what is parity error variety of devices Updated:Jul 15, 2013 Document ID:116135 Document ID: 116135 Updated: ecc error Jul 15, 2013 Contributed by Shawn Wargo, Cisco Engineering. Download PDF Print Feedback Related ProductsCisco Catalyst 6500 Series Switches ContentsIntroductionBackgroundSoft ErrorsHard ErrorsCommon Error MessagesProcessorRAMASICLatest AdvancementsProcessorRAMASICSoftwareMSFC IBC Reset6700 Series 'Single-Bit Parity Error' ResetRecommendationsSoft Errors (SEU)Environmental AuditLatest Firmware (Rommon)Thumb ScrewsHard Errors (Malfunction)Hardware (MTBF and EOL) AuditHardware DiagnosticsRelated Cisco Support Community DiscussionsIntroductionThis document describes soft and hard parity errors, explains common error messages, and recommends methods that help you avoid or minimize parity errors. Recent improvements in hardware and software design reduce parity problems as well. BackgroundWhat is a processor or memory parity error?Parity checking is the storage of an extra binary digit (bit) in order to represent the parity (odd or even) of a small amount of computer data (typically one byte) while that data is stored in memory. The parity value calculated from the stored data is then compared to the final parity value. If these two values differ, this indicates a data error, and at least one bit must have been changed due to data corruption.Within a computer system, electrical or magnetic interference from internal or external causes can cause a single bit of memory to spontaneously flip to the opposite state. This event makes the original data bits invalid and is known as a parity error.Such memory errors, if undetected, may have undetectable and inconsequential results or may cause permanent corruption of stored data or a machine crash.There are many causes of memory parity errors, which are classified as either soft parity errors or hard parity errors.Soft ErrorsMost parity errors are caused by electrostatic or magnetic-related environmental conditions.The majority of single-event errors in memory chips are caused by background radiation (such as neutrons from cosmic rays), electromagnetic interference (EMI), or electrostatic discharge (ESD). These events may randomly change the electrical state of one or more
exception and it shows âCaused by (from MCSR=20000000): Data Cache Push Parity Errorâ.Could anyone show me some hints to dig into this issue? Any comment is welcome.Thanks in advance.Jay ChenâŠThis electronic mail transmission is intended only for the named recipient. It contains information which may be privileged,confidential and exempt from disclosure under applicable http://www.cisco.com/c/en/us/support/docs/switches/catalyst-6500-series-switches/116135-trouble-6500-parity-00.html law. Dissemination, distribution, or copying of this communication by anyone other than the recipient or the recipient's agent is strictly prohibited. If this electronic mail transmission is received in error, Please notify us immediately and delete the message and all attachments of http://linuxppc-dev.ozlabs.narkive.com/VmB6MbH8/data-cache-push-parity-error it from your computer system. Thank you for your cooperation.-------------- next part --------------An HTML attachment was scrubbed...URL:
1 /* 2 * Copyright (C) 1995-1996 Gary Thomas (gdt@linuxppc.org) 3 * Copyright 2007-2010 Freescale Semiconductor, Inc. 4 * 5 * This program is free software; http://lxr.free-electrons.com/source/arch/powerpc/kernel/traps.c?v=3.2 you can redistribute it and/or 6 * modify it under the terms of the GNU General Public License 7 * as published by the Free Software Foundation; either version 8 * 2 of the License, or (at your option) any later version. 9 * 10 parity error * Modified by Cort Dougan (cort@cs.nmt.edu) 11 * and Paul Mackerras (paulus@samba.org) 12 */ 13 14 /* 15 * This file handles the architecture-dependent parts of hardware exceptions 16 */ 17 18 #include
be down. Please try the request again. Your cache administrator is webmaster. Generated Thu, 06 Oct 2016 12:00:48 GMT by s_hv978 (squid/3.5.20)