Failed To Converge Pspice Error
Contents |
System Development Suite Related Products A-Z Tools Categories Debug Analysis Tools Indago Debug Platform Indago Debug Analyzer App Indago Embedded Software Debug App Indago Protocol Debug App pspice these devices failed to converge Indago Portable Stimulus Debug App SimVision Debug Emulation Tools Palladium Z1
Pspice Convergence Problem In Transient Analysis At Time
Enterprise Emulation System Palladium XP Series Palladium Dynamic Power Analysis Palladium Hybrid SpeedBridge Adapters Emulation Development convergence problem in transient bias point calculation Kit Virtual JTAG Debug Interface Accelerated VIP QuickCycles Services Formal and Static Verification Tools JasperGold Formal Verification Platform (Apps) Assertion-Based Verification IP Incisive Formal Verification Platform FPGA-Based Prototyping Tools Protium Rapid Prototyping SpeedBridge Adapters Planning and Management Tools Incisive vManager Solution Simulation and Testbench Tools Incisive Enterprise Simulator Cadence RocketSim Parallel Simulation Engine Incisive Functional Safety Simulator Incisive Specman Elite Software-Driven Verification Tools Perspec System Verifier Indago Portable Stimulus Debug App Indago Embedded Software Debug App Virtual System Platform Verification IP Tools Accelerated Verification IP Assertion-Based VIP Verification IP Flows Flows Verification Solution for ARM-Based Designs Automotive Functional Safety Metric-Driven Verification Signoff Mixed-Signal Verification Power-Aware Verification Methodology Digital Design and Signoff Digital Design and Signoff Overview CadenceĀ® digital design and signoff solutions provide a fast path to design closure and better predictability, helping you meet your power, performance, and area (PPA) targets. Full-Flow Digital Solution Related Products A-Z Tools Categories Block Implementation Tools Innovus Implementation System First Encounter Design Exploration and Prototyping Equivalence Checking Tools Conformal Equivalence Checker Functional ECO Tools Conformal ECO Designer Hierarchical Design and Floorplanning Tools Innovus Implementation System First Encounter Design Exploration and Prototyping Low-Power Validation Tools Conformal Low Power Synthesis Tools Stratus High-Level Synthesis Genus Synthesis Solution Joules RTL Power Solution SDC and CDC Validation Tools Conformal Constraint Designer Silicon Signoff Tools Quantus QRC Extraction Solution Tempus Timing Signoff Solution Assura Physical Verification Physical Verification System CMP Predictor MaskCompose Reticle and Wafer Synthesis QuickView Signoff Data Analysis LDE Electrical Analyzer Process Proximity Pattern Analysi
transient analysis at Time = 3.052E-15 Time step = 3.052E-15, minimum allowable step size = 20.00E- 15 These voltages failed to converge: V(M_UN0014) = -20.00V \ 20.00V These supply currents failed to converge: I(X_U1.Edemout) = 20.00uA \ -20.00uA These devices failed to converge: X_U1.Edemout ERROR -- Discontinuing simulation due to convergence problem node 0014 is the ground, i think. i don't know about Edemout. i don't know what time step has to do with it. TIA, mike Active8, Sep 8, 2003 #1 Advertisements https://community.cadence.com/cadence_technology_forums/f/27/t/12926 Jim Thompson Guest On Mon, 08 Sep 2003 05:07:19 GMT, Active8 <> wrote: >hi: > >here's the message: > >ERROR -- Convergence problem in transient analysis at Time = 3.052E-15 > Time step = 3.052E-15, minimum allowable step size = 20.00E- >15 > > These voltages failed to converge: > > V(M_UN0014) = -20.00V \ 20.00V > > These supply currents http://www.electronicspoint.com/threads/pspice-convergence-prob.25052/ failed to converge: > > I(X_U1.Edemout) = 20.00uA \ -20.00uA > > These devices failed to converge: > X_U1.Edemout > >ERROR -- Discontinuing simulation due to convergence problem > >node 0014 is the ground, i think. i don't know about Edemout. i don't >know what time step has to do with it. > >TIA, >mike "Ground" should be node "0" (zero). "Edemout" is a node name. ...Jim Thompson -- | James E.Thompson, P.E. | mens | | Analog Innovations, Inc. | et | | Analog/Mixed-Signal ASIC's and Discrete Systems | manus | | Phoenix, Arizona Voice480)460-2350 | | | E-mail Address at Website Fax480)460-2142 | Brass Rat | | http://www.analog-innovations.com | 1962 | I love to cook with wine. Sometimes I even put it in the food. Jim Thompson, Sep 8, 2003 #2 Advertisements Active8 Guest In article <>, Jim-T@golana- will-get-you.com says... > On Mon, 08 Sep 2003 05:07:19 GMT, Active8 > <> wrote: > > >hi: > > > >here's the message: > > > >ERROR -- Convergence problem in transient analysis at Time = 3.052E-15 > > Time step
Posts Today's Posts 1Next > Sep 19, 2007 #1 mlkcampion Thread Starter Active Member Nov 16, 2006 59 0 Hey Trying to simulate a simple circuit, however Pspice keeps throwing up a convergence problem. I have noticed that i http://forum.allaboutcircuits.com/threads/pspice-convergence-problem.7106/ get this problem when i try to simulate with opamps also, when configured with feedback. I have read up about the convergence issue and try using some of the suggestions but still have a problem. The circuit i have posted is a milliohm meter i got of i think the EDN website, if someone could try simulating it in Orcad Capture and see what happens i would appreciate that. Error ERROR -- Convergence failed to problem in transient analysis at Time = 7.366E-09 Time step = 11.64E-21, minimum allowable step size = 20.00E-21 These voltages failed to converge: V(X_U1.13) = 7.959V \ 7.925V V(X_U1.11) = -28.14V \ -30.61V These supply currents failed to converge: I(X_U1.ESC) = -1.203nA \ -1.298nA I(X_U1.EB) = -441.69uA \ -471.76uA I(V_V2) = -328.98uA \ -600.29uA These devices failed to converge: X_U1.DBK Attached Files: milliohm.bmp File size: 400 KB Views: 60 #1 Like Reply Sep failed to converge 20, 2007 #2 Distort10n Active Member Dec 25, 2006 429 1 I don't know if there are PSpice gurus on this forum. Have you tried the Yahoo User's group for LTSPice? #2 Like Reply Sep 20, 2007 #3 Ron H AAC Fanatic! Apr 14, 2005 7,050 655 mlkcampion said: ↑ Hey Trying to simulate a simple circuit, however Pspice keeps throwing up a convergence problem. I have noticed that i get this problem when i try to simulate with opamps also, when configured with feedback. I have read up about the convergence issue and try using some of the suggestions but still have a problem. The circuit i have posted is a milliohm meter i got of i think the EDN website, if someone could try simulating it in Orcad Capture and see what happens i would appreciate that. Error ERROR -- Convergence problem in transient analysis at Time = 7.366E-09 Time step = 11.64E-21, minimum allowable step size = 20.00E-21 These voltages failed to converge: V(X_U1.13) = 7.959V \ 7.925V V(X_U1.11) = -28.14V \ -30.61V These supply currents failed to converge: I(X_U1.ESC) = -1.203nA \ -1.298nA I(X_U1.EB) = -441.69uA \ -471.76uA I(V_V2) = -328.98uA \ -600.29uA These devices failed to converge: X_U1.DBKClick to expand... I don't think that will work with a PNP, and it probably won't