Pcie Bus Error Type Transaction Layer
Contents |
Status Importance Assigned to Milestone linux (Ubuntu) Edit Expired Undecided Unassigned Edit You need to log in to change this bug's status. Affecting: linux (Ubuntu) Filed here by: pcie advanced error reporting Pauli Virtanen When: 2010-11-06 Completed: 2011-04-21 Target Distribution Baltix BOSS Juju Charms
Pcie Correctable Errors
Collection Elbuntu Guadalinex Guadalinex Edu Kiwi Linux nUbuntu PLD Linux Tilix tuXlab Ubuntu Ubuntu Linaro Evaluation Build Ubuntu RTM Package
Pcie Error Handling
(Find…) Project (Find…) Status Importance Expired Undecided Assigned to Nobody Me Comment on this change (optional) Email me about changes to this bug report Also affects project (?) Also affects distribution/package
Linux Pcie Error Reporting
Nominate for series Bug Description On a newly bought laptop (Asus G53JW), on Ubuntu 10.10 (linux-image-2.6.35-22-generic), logs fill up from messages like this: [ 1108.493365] pcieport 0000:00:03.0: AER: Corrected error received: id=0018 [ 1108.493378] pcieport 0000:00:03.0: PCIe Bus Error: severity=Corrected, type=Physical Layer, id=0018(Receiver ID) [ 1108.493385] pcieport 0000:00:03.0: device [8086:d138] error status/mask=00000001/00001100 [ 1108.493391] pcieport 0000:00:03.0: [ 0] Receiver Error They appear shortly after pcie aer wiki boot. Everything seems to be nevertheless working. However, the logs get filled up by these messages, and can quickly swell up to GB size. Not sure if this is related: I've also experienced some ~20s hangs when using the proprietary Nvidia drivers in heavy 3D graphics, which may be related. However, these errors appear also without using those drivers (or having the "nvidia" ever been loaded) -- the attached debug info is from a boot without the proprietary drivers. I'll try to follow up with tests with the mainline kernel. ProblemType: Bug DistroRelease: Ubuntu 10.10 Package: linux-image-generic 2.6.35.22.23 Regression: No Reproducible: Yes ProcVersionSignature: Ubuntu 2.6.35-22.35-generic 2.6.35.4 Uname: Linux 2.6.35-22-generic x86_64 AlsaVersion: Advanced Linux Sound Architecture Driver Version 1.0.23. Architecture: amd64 ArecordDevices: **** List of CAPTURE Hardware Devices **** card 0: Intel [HDA Intel], device 0: ALC259 Analog [ALC259 Analog] Subdevices: 1/1 Subdevice #0: subdevice #0 AudioDevicesInUse: USER PID ACCESS COMMAND /dev/snd/controlC0: pauli 3114 F.... pulseaudio /dev/snd/seq: timidity 2730 F.... timidity CRDA: Error: [Errno 2] Tiedostoa tai hakemistoa ei ole Card0.Amixer.info: Card hw:0 'Intel'/'HDA Intel at 0xdc600000 irq 53' Mixer name : 'Realtek ALC259' Components : 'HDA:10ec0269,10431083,00100100' Controls : 16 Si
Common F23 Bugs Common F24 Bugs Communicate with Fedora The Documents Bug Reports Fedora Update System pcie correctable error status register (Bodhi) Fedora Build System (Koji) Official Spins FedoraForum.org > linux pcie aer Fedora 23/24 > Hardware & Laptops PCI-Express Device Error FedoraForum Search User Name Remember Me? aer-inject Password Forgot Password? Join Us! Register All Albums FAQ Today's Posts Search Hardware & Laptops Help with your hardware, including laptop issues Google™ Search FedoraForum Search https://bugs.launchpad.net/bugs/671979 Red Hat Bugzilla Search Search Forums Show Threads Show Posts Tag Search Advanced Search Go to Page... Thread Tools Search this Thread Display Modes #1 16th October 2008, 05:34 PM bang!gh Offline Registered User Join Date: Oct 2008 Posts: 3 PCI-Express Device Error Motherboard ASUS P5V-VM http://forums.fedoraforum.org/showthread.php?t=201871 DH /var/log/messages many, many, many, many errors ... every sec ... Quote: Sep 28 16:05:27 dust kernel: +------ PCI-Express Device Error ------+ Sep 28 16:05:27 dust kernel: Error Severity : Uncorrected (Non-Fatal) Sep 28 16:05:27 dust kernel: PCIE Bus Error type : Transaction Layer Sep 28 16:05:27 dust kernel: Flow Control Protocol : Multiple Sep 28 16:05:27 dust kernel: Receiver ID : 0010 Sep 28 16:05:27 dust kernel: VendorID=1106h, DeviceID=a327h, Bus=00h, Device=02h, Function=00h [root@dust sbin]# ./lspci -d 1106:a327 -v Quote: 00:02.0 PCI bridge: VIA Technologies, Inc. P4M890 PCI to PCI Bridge Controller (prog-if 00 [Normal decode]) Flags: bus master, fast devsel, latency 0 Bus: primary=00, secondary=02, subordinate=02, sec-latency=0 I/O behind bridge: 0000a000-0000afff Memory behind bridge: dfd00000-dfdfffff Prefetchable memory behind bridge: 00000000c0000000-00000000cfffffff Capabilities: [40] Express Root Port (Slot+), MSI 00 Capabilities: [68] Power Management version 2 Capabilities: [70] Message Signalled Interrupts: Mask+ 64bit+ Queue=0/0Enable- Capabilities: [88] HyperTransport: MSI Mapping Enable- Fixed+ Capabilities: [98] Subsystem: VIA
About D&R | English Chinese Login | Subscribe to D&R SoC News Alert Design And Reuse Search IP Categories Silicon IP Analog & Mixed Signal Storage Controller & PHY Graphic & Peripheral Interface Controller & PHY Processors & Microcontrollers http://www.design-reuse.com/articles/38374/pcie-error-logging-and-handling-on-a-typical-soc.html Memory & Logic Library Security Multimedia Wireline Communication Wireless Communication Silicon IP Vendors https://en.wikipedia.org/wiki/PCI_Express Verification IP Search / Browse Verification IP Vendors Software IP Search / Browse Software IP Vendors Additional Services Wanted IPs IP Analytics Featured Products USB 2.0 Host Controller 100G, 19.25% OH, Continuously Interleaved BCH-4 (CI-BCH-4) eFEC encoder/decoder LCD Display Controller - TFT LCD Panels (AXI4 Bus) Configurable PCI Express 2.0, 1.1 Controller IP error reporting for ASIC/SoC News Categories IP/SoC Products Embedded Systems Foundries FPGA Fabless / IDM Deals Legal Business Financial Results People Commentary / Analysis 20 Most Popular News Latest News Allegro DVT Introduces New Lightweight Multi-Format Video Encoder IPThursday Oct. 20, 2016 2016 IC Market Forecast Raised from -2% to +1%Thursday Oct. 20, 2016 Faraday Unveils Uranus SoC Development Platform for Ultra-Low-Power IoT Wednesday Oct. 19, 2016 Industry Articles Categories IP/SoC pcie correctable error Products Embedded Systems Foundries FPGA Business 20 Most Popular Articles Featured Articles Timing Closure in the FinFET EraMonday Oct. 10, 2016 Learning how to learn: Toddlers vs. neural networksWednesday Sep. 28, 2016 Verification "escapes" leave bugs in siliconTuesday Sep. 13, 2016 Blogs Industry Expert Blogs SAS: A Key Fabric in Storage WorldVIP Experts Blog - Synopsys Silicon on Nothing: the Origins of FD-SOIBreakfast Bytes - Paul McLellan 3 Reasons That the Semiconductor Clouds Are GatheringCadence IP Blog - Steven Brown, Cadence Videos Slides Events IP-SOC Days 2016 IP-SOC 2016 Archives IP-SOC 2015 IP-SOC 2014 IP-SOC 2013 IP-SOC 2012 IP-SOC 2011 IP-SOC 2010 Choose a filter Full Site Search Silicon IP Verification IP Software IP News Industry Articles PCIe error logging and handling on a typical SoC Umesh Pratap Singh, Truechip Solutions Pvt. Ltd. Introduction: In Today’s high speed systems PCI Express (PCIe-Peripheral Component Interconnect-express) has become the backbone. PCIe is a third generation high performance I/O bus used to interconnect peripheral devices in applications such as computing and communication platforms. It is used to provide the connections between motherboard peripherals like graphics card, Ethernet card to the CPU and main memory. The study of PCIe error handling on SoC has become crucial part because of PCIe
by Intel Dell HP IBM Supersedes AGP PCI PCI-X Width in bits 1–32 Number of devices One device each on each endpoint of each connection. PCI Express switches can create multiple endpoints out of one endpoint to allow sharing one endpoint with multiple devices. Speed For single-lane (×1) and 16-lane (×16) links, in each direction: v. 1.x (2.5GT/s): 250MB/s(×1) 4GB/s(×16) v. 2.x (5GT/s): 500MB/s(×1) 8GB/s(×16) v. 3.x (8GT/s): 985MB/s(×1) 15.75GB/s(×16) v. 4.0 (16GT/s): 1.969GB/s(×1) 31.51GB/s(×16) Style Serial Hotplugging interface Yes, if ExpressCard, Mobile PCI Express Module, XQD card or Thunderbolt External interface Yes, with PCI Express External Cabling, such as Thunderbolt PCI Express (Peripheral Component Interconnect Express), officially abbreviated as PCIe, is a high-speed serial computer expansion bus standard, designed to replace the older PCI, PCI-X, and AGP bus standards. PCIe has numerous improvements over the older standards, including higher maximum system bus throughput, lower I/O pin count and smaller physical footprint, better performance scaling for bus devices, a more detailed error detection and reporting mechanism (Advanced Error Reporting, AER[1]), and native hot-plug functionality. More recent revisions of the PCIe standard provide hardware support for I/O virtualization. The PCI Express electrical interface is also used in a variety of other standards, most notably in ExpressCard as a laptop expansion card interface, and in SATA Express as a computer storage interface. Format specifications are maintained and developed by the PCI-SIG (PCI Special Interest Group), a group of more than 900 companies that also maintain the conventional PCI specifications. PCIe 3.0 is the latest standard for expansion cards that are in production and available on mainstream personal computers.[2][3] Contents 1 Architecture 1.1 Interconnect 1.2 Lane 1.3 Serial bus 2 Form factors 2.1 PCI Express (standard) 2.1.1 Pinout 2.1.2 Power 2.2 PCI Express Mini Card 2.2.1 Physical dimensions 2.2.2 Electrical interface 2.3 Mini-SATA (mSATA) variant 2.4 PCI Express External Cabling 2.5 Derivative forms 3 History and revisions 3.1 PCI Express 1.0a 3.2 PCI Express 1.1 3.3 PCI Express 2.0 3.4 PCI Express 2