Modelsim Error
Contents |
All CPLDs » Configuration error loading design questasim Program Storage Power PowerSoC Converters DDR Memory Termination All Devices » Intellectual Property What's New in error loading design modelsim verilog IP Best in Class IP Nios II Processor Find IP Reference Designs Boards & Kits Development Kits Daughter Cards Cables & Adapters SoC System-on-Modules Design Software What's New Quartus Prime Software Altera SDK
Error Loading Design Modelsim Pe Student Edition
for OpenCL DSP Builder SoC Development Tools SoC EDS ARM DS-5 AE All Products Industry Solutions Automotive Broadcast Computer & Storage Consumer Industrial Medical Military, Aerospace & Gov Test & Measurement Wireless Wireline Technology Heterogeneous Integration Machine Learning Digital Signal Processing External Memory Security Transceivers Intelligent Vision & Video Internet of Things Partners Design Solutions Network COTS Board Partners EDA Partners End Market Partners Mathworks Partnership OpenCL Partners SoC Partners Training Partners System Design Journal Help and solutions for tomorrow's design.by Ron Wilson,Editor-in-Chief Design Solutions New to FPGAs Product Selector Design Store All Solutions
here for a quick overview of the site Help Center Detailed answers to any questions you might have Meta Discuss the workings and policies of this site About Us Learn more about Stack Overflow the company modelsim compile error Business Learn more about hiring developers or posting ads with us Stack Overflow Questions Jobs modelsim error log Documentation Tags Users Badges Ask Question x Dismiss Join the Stack Overflow Community Stack Overflow is a community of 6.2 million programmers,
Error Loading Design Modelsim Vhdl
just like you, helping each other. Join them; it only takes a minute: Sign up Where can I find a definitive list of the ModelSim error codes? up vote 10 down vote favorite 1 I am running https://www.altera.com/support/support-resources/knowledge-base/solutions/rd02292008_717.html some VHDL through ModelSim. Each error and warning has its own error code (like this: (vcom-1292) Slice range direction "downto" specified in slice with prefix of unknown direction. This is just an example message; I understand what it means. I assume that Mentor has a list of all possible error codes and a more elaborate description of what they mean, and how to avoid them. I did not find this error code in the http://stackoverflow.com/questions/4749860/where-can-i-find-a-definitive-list-of-the-modelsim-error-codes PDFs that come with ModelSim, nor did I find it through Google. Any pointers anybody? vhdl fpga modelsim share|improve this question asked Jan 20 '11 at 16:37 Philippe 2,8341227 add a comment| 2 Answers 2 active oldest votes up vote 14 down vote accepted There is a modelsim command called verror with an -all option to list them all, and other options to inspect the messages further. share|improve this answer answered Jan 21 '11 at 8:45 Jan Decaluwe 1,8281016 Very useful; thanks. If only this existed for other well known FPGA-EDA tools ;) –Saar Drimer Jan 21 '11 at 14:38 Which tools exactly did you have in mind, Saar? –Philippe Jan 24 '11 at 21:03 1 @Philippe: I was thinking primarily of Xilinx ISE/EDK, though I don't think this exists for the Altera tools either... happy to be corrected! In any case, even a definitive and comprehensive list of cryptic uninformative error messages isn't much help. –Saar Drimer Jan 26 '11 at 19:31 @Saar have you tried the verror command that Jan talks about? It also gives a longer (4 lines) explanation for each of the short cryptic messages. Looks very useful –Philippe Jan 27 '11 at 19:54 add a comment| up vote 0 down vote if you are interested in finding out infor
List Topic List New Topic Search Register User List Log In Error loading design (Modelsim student version) Author: Keltuzad (Guest) Posted on: 2009-10-09 18:08 Rate this post 0 ▲ http://embdev.net/topic/error-loading-design-modelsim-student-version useful ▼ not useful Hi @ all, Im working with the student version of Modelsim, I have dowloaded the latest version (6.5b) and the licence and copied it to the root folder(C:\dev\Modeltech_pe_edu_6.5b). Now to the problem: Im using "vsim -voptargs=+acc work.tdm_bert_tb" as my run command. My only error report is: #Error loading design Due to the limited content of the error msg I have difficulties error loading finding a solution. What have I already done: I have reinstalled Modelsim + licence with Administrator rights, tried running it with different -commands e.g. vsim -optargs work.tdm_bert_tb, vsim work.tdm_bert_tb (none). I only recieve the above mentoinened error. Any suggestions are welcome. Thanks in advance. Kel. 2009-10-12 14:45: Moved by Admin Report post Edit Move Thread sperren Delete topic Thread mit anderem zusammenführen Quote selected text error loading design Reply Reply with quote Re: Error loading design (Modelsim student version) Author: guest (Guest) Posted on: 2009-10-09 19:53 Rate this post 0 ▲ useful ▼ not useful did you compile your designfiles/tb into the work lib using vlib and vcom? Report post Edit Delete Quote selected text Reply Reply with quote Re: Error loading design (Modelsim student version) Author: Kel (Guest) Posted on: 2009-10-10 13:40 Rate this post 0 ▲ useful ▼ not useful hi, yes all files including the testbench are compiled. Report post Edit Delete Quote selected text Reply Reply with quote Re: Error loading design (Modelsim student version) Author: Christian R. (supachris) Posted on: 2009-10-10 14:31 Rate this post 0 ▲ useful ▼ not useful In the most cases the error is shown many lines obove the "Error loading design" Message. Search the blue lines for "Fatal : ..." or so. Report post Edit Delete Quote selected text Reply Reply with quote Re: Error loading design (Modelsim student version) Author: Kel (Guest) Posted on: 2009-10-12 12:43 Rate this post 0 ▲ useful ▼ not useful Hi supachris, thx for the hint but the only error line I recieve is the
be down. Please try the request again. Your cache administrator is webmaster. Generated Wed, 19 Oct 2016 07:06:13 GMT by s_ac4 (squid/3.5.20)